A scalable high‐speed hybrid 1‐bit full adder design using XOR‐XNOR module-Reference-Cited by-同舟云学术

A scalable high‐speed hybrid 1‐bit full adder design using XOR‐XNOR module

Author:

Hasan Mehedi¹²^ORCID,Islam Sharnali³,Hossain Mainul³,Zaman Hasan U.¹⁴

Affiliation:

1. Department of Electrical and Computer Engineering North South University Dhaka Bangladesh

2. Department of Electrical and Electronic Engineering University of Science and Technology Chittagong Chattogram Bangladesh

3. Department of Electrical and Electronic Engineering University of Dhaka Dhaka Bangladesh

4. Samsung Austin R&D Center Samsung Corporation Austin Texas USA

Publisher

Wiley

Subject

Applied Mathematics,Electrical and Electronic Engineering,Computer Science Applications,Electronic, Optical and Magnetic Materials

Link

Reference27 articles.

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. CMOS Implementation of a Piecewise Linear Activation Function Based Neuron Unit for Neural Network Accelerator;2024 2nd International Conference on Device Intelligence, Computing and Communication Technologies (DICCT);2024-03-15