Publisher
Springer Science and Business Media LLC
Subject
Strategy and Management,Safety, Risk, Reliability and Quality
Reference25 articles.
1. Arunkumar K et al 2022. Design of high speed, low power 16x16 vedic multiplier with adiabatic logic. In: 2022 8th International conference on smart structures and systems (ICSSS), p 1–9. IEEE
2. Bhattacharjee S et al (2021). Design and simulation of a small power two-bit mc circuit via full adder logic. In: Journal of physics: conference series, vol 1962, no 1, p 012029. IOP Publishing
3. Chu S (2022) Comparative analysis of optimization schemes of carry look-ahead adder. In: Journal of physics: conference series, vol 2290, no 1, p 012008. IOP Publishing
4. Dhariwal S et al (2022) Hybrid GDI ptl full adder: a proposed design for low power applications. Int J Perform Eng 18(1):1–22
5. Fatemieh SE et al (2021) LAHAF: Low-power, area-efficient, and high-performance approximate full adder based on static CMOS. Sustain Comput: Informa Syst 30:100529
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Analysis of Serial Adder Using FinFET Based GDI Technique;2024 International Conference on Smart Systems for applications in Electrical Sciences (ICSSES);2024-05-03
2. Design and analysis of a novel compact quaternary adder;International Journal of System Assurance Engineering and Management;2024-04-12
3. State-of-art design: data selectors using quantum-dot cellular automata;International Journal of System Assurance Engineering and Management;2023-12-19
4. Highly efficient low-area gate-diffusion-input-based approximate full adders for image processing computing;The Journal of Supercomputing;2023-11-13