Author:
Kandpal Jyoti,Tomar Abhishek
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference28 articles.
1. Chandrakasan, P., Sheng, S., & Brodersen, R. W. (1992). Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27, 473–483.
2. Shams, A. M., Darwish, T. K., & Bayoumi, M. A. (2002). Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Transaction Very Large-Scale Integration (VLSI) Syst, 10(1), 20–29.
3. Bui, H. T., Wang, Y., & Jiang, Y. (2002). Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 49(1), 25–30.
4. Kandpal, J., Tomar, A., Adhikari, S., & Joshi, V. (2019). Design of low power and high-speed XOR/XNOR circuit using 90 nm CMOS Technology. In 2nd international conference on innovations in electronics, signal processing, and communication (IESC) (pp. 221–225).
5. Kandpal, J., Tomar, A., & Agarwal, M. (2021). Design and implementation of the 20-T hybrid full adder for high-performance arithmetic applications. Microelectronics Journal, 115, 105205.