Novel CMOS and PTL Based Half Subtractor Designs-Reference-Cited by-同舟云学术

Novel CMOS and PTL Based Half Subtractor Designs

Published:2021-12 Issue: Volume: Page:
ISSN:
Container-title:2021 IEEE International Symposium on Smart Electronic Systems (iSES)
language:
Short-container-title:

Author:

Rajput Anju¹,Dua Tripti¹,Kumawat Renu²,Srinivasulu Avireni³

Affiliation:

1. Manipal University,Dept. of Electronics & Communication Engineering,Jaipur,India

2. Manipal University,Dept. of Computer & Communication Engineering,Jaipur,India

3. K. R. Mangalam University,School of Engineering and Technology,Gurugram,India

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9700979/9700995/09701084.pdf?arnumber=9701084

Reference27 articles.

1. Power Reduction of Half Adder and Half Subtractor Using Different Partial Adiabatic Logic Styles

2. Design and implementation of SET-CMOS hybrid half subtractor

3. Design a Low Power Half-Subtractor Using .90µm CMOS Technology

4. Quantam Gate Implementation of a Novel Reversible Half Adder and Subtractor Circuit;sarma;IEEE International Conference on Intelligent Circuits and Systems(ICICS),2018

5. The Design of Half Subtractor Logic Function based on Non-Linear Directional Coupler;bakhtiar;Journal of Advances in Computer Research,2011

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Simulation and Characterization of Carbon Nanotube-based 2:1 Multiplexer Electrical Properties;Journal of Physics: Conference Series;2023-10-01

2. Modified Low Power High Speed Approximate Adders For Energy Efficient Arithmetic Applications;2023 15th International Conference on Electronics, Computers and Artificial Intelligence (ECAI);2023-06-29

3. Design and Implementation of ALU Using Graphene Nanoribbon Field-Effect Transistor and Fin Field-Effect Transistor;Journal of Nanomaterials;2022-07-01

4. Area Efficient and Low Power Half Subtractor Using Transmission Gate CMOS Logic;2022 IEEE Region 10 Symposium (TENSYMP);2022-07-01