Design a Low Power Half-Subtractor Using .90µm CMOS Technology
-
Published:2013
Issue:3
Volume:2
Page:51-56
-
ISSN:2319-4197
-
Container-title:IOSR journal of VLSI and Signal Processing
-
language:
-
Short-container-title:IOSR-JVSP
Author:
Tanvi Sood Tanvi Sood
Subject
General Engineering
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Area Efficient and Low Power Half Subtractor Using Transmission Gate CMOS Logic;2022 IEEE Region 10 Symposium (TENSYMP);2022-07-01
2. Design of Energy Efficient Static Level Restorer Based Half Subtractor using CNFETs;2022 32nd International Conference Radioelektronika (RADIOELEKTRONIKA);2022-04-21
3. Novel CMOS and PTL Based Half Subtractor Designs;2021 IEEE International Symposium on Smart Electronic Systems (iSES);2021-12
4. Low‐power and high‐speed 13T SRAM cell using FinFETs;IET Circuits, Devices & Systems;2017-01-17