Author:
Rathod S.S.,Saxena A.K.,Dasgupta S.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference26 articles.
1. SEU Resistance in advanced SOI–SRAMs fabricated by commercial technology using a rad-hard circuit design;Hirose;IEEE Trans Nucl Sci,2002
2. An SEU resistant 256K SOI SRAM;Hite;IEEE Trans Nucl Sci,1992
3. Ioannou Dimitris P, Ioannou Dimitris E. Beta engineering and circuit styles for SEU hardening SOI SRAM cells. In: Proc international semiconductor device research symposium; December 2003. p. 262–3.
4. Logic synthesis of multilevel circuits with concurrent error detection;Touba;IEEE Trans Comput-aided Des,1997
5. Low power SEU immune CMOS memory circuits;Liu;IEEE Trans Nucl Sci,1992
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献