Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Computer Science Applications
Reference23 articles.
1. Bowman, K. A., Duvall, S. G., & Meindl, J. D. (2002). Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE Journal of Solid-State Circuits, 37(2), 183.
2. kumar, T. S., & Tripathi, S. L. (2019). Implementation of CMOS SRAM Cells in 7, 8, 10 and 12-transistor topologies and their performance comparison. International Journal of Engineering and Advanced Technology, 8(2S2), 227–229.
3. Rathod, S. S., Saxena, A. K., & Dasgupta, S. (2010). A proposed DG-FinFET based SRAM cell design with RadHard capabilities. Microelectronics Reliability, 50(8), 1039–1190.
4. Kushwah, C. B., Vishvakarma, S. K., & Dwivedi, D. (2016). A 20nm robust single-ended boostless 7T FinFET sub-threshold SRAM cell under process–voltage–temperature variation. Microelectronics Journal, 51, 75–88.
5. Sil, A., Bakkamanthala, S., karlapudi, S., & Bayoumi, M. (2012). Highly Stable, Dual-port, Sub-threshold 7T SRAM Cell for Ultra-low Power Application. In IEEE International NEWCAS Conference (pp. 493–496).
Cited by
19 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献