Subject
Electrical and Electronic Engineering
Reference29 articles.
1. Low-power all-digital multiphase DLL design using a scalable phase-to-digital converter;Angeli;IEEE Trans Circuits Syst I Regul Pap,2020
2. A 0.1–1.5-GHz wide harmonic-locking-free delay-locked loop using an exponential DAC;Park;IEEE Microwave Wirel Compon Lett,2019
3. A 2.4 mW 2.5 GHz multi-phase clock generator with duty cycle imbalance correction in 0.13 µm CMOS;Fang;Integration, VLSI J,2018
4. Fast locking, startup-circuit free, low area, 32-phase analog DLL;Mondal;Integration, VLSI J,2019
5. Moon J, Lee H. A dual-loop delay locked loop with multi digital delay lines for GHz DRAMs. In: 2011 IEEE International Symposium of Circuits and Systems (ISCAS), Rio de Janeiro; 2011, p. 313–16.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献