1. Analysis and design of a low jitter delay-locked loop using lock state detector;Modanlou;Int. J. Circ. Theor. Appl.,2021
2. A low power and jitter delay cell with pulse width modulation for wide range delay lock loops;Modanlou;Microelectron. J.,2021
3. Design and analysis of high linearity mixer using subharmonic technique;Modanlou;Int. J. Circ. Theor. Appl.,2018
4. Total jitter of delay-locked loops due to four main jitter sources;Gholami;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2016
5. Fast locking, startup-circuit free, low area, 32-phase analog DLL;Mondal;Integr. VLSI J.,2019