Author:
Rasouli S.H.,Khademzadeh A.,Afzali-Kusha A.,Nourani M.
Publisher
Institution of Engineering and Technology (IET)
Subject
Electrical and Electronic Engineering
Cited by
31 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Dynamic Power Reduction in dual edge triggered D-Flip-flop clock gating using Memristor;2024 IEEE International Students' Conference on Electrical, Electronics and Computer Science (SCEECS);2024-02-24
2. Design an energy efficient pulse triggered ternary flip flops with Pseudo NCFET logic;Analog Integrated Circuits and Signal Processing;2024-02-06
3. High speed ultra-low-lower lulse-triggered JLFET Flip-Flop;Modern Physics Letters B;2023-10-19
4. Improved Design and Comparison of a Low Power CNTFET based on D Flip-Flop;2023 International Conference on Electrical, Computer and Communication Engineering (ECCE);2023-02-23
5. Static Single Phase Contention Pulsed Latch for Low Voltage Operation;VLSI, Communication and Signal Processing;2023