Publisher
Springer Science and Business Media LLC
Reference49 articles.
1. Karimi, A., & Rezai, A. (2017). A design methodology to optimize the device performance in CNTFET. ECS Journal of Solid State Science and Technology, 6(8), M97–M102.
2. Amirany, A., Moaiyeri, M.H. and Jafari, K., (2020), January. Bio-inspired non-volatile and low-cost spin-based 2-Bit per cell memory. In 2020 25th international computer conference, computer society of Iran (CSICC) (pp. 1–7). IEEE.
3. Kim, Y. B. (2010). Challenges for nanoscale MOSFETs and emerging nanoelectronics. Transactions on Electrical and Electronic Materials, 11(3), 93–105.
4. Basu, S., Bryant, R. E., De Micheli, G., Theis, T., & Whitman, L. (2018). Nonsilicon, non-von Neumann computing—Part I [scanning the issue]. Proceedings of the IEEE, 107(1), 11–18.
5. Deng, J. (2007) Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors (Doctoral dissertation, Stanford University).