Author:
Mishra Pragati,Srivastava Neelam
Publisher
Springer Nature Singapore
Reference20 articles.
1. Jeong H, Park J, Song SC, Jung S-O (2019) Self-timed pulsed latch for low-voltage operation with reduced hold time. IEEE J Solid-State Circ 54(8)
2. Mishra AK, Vaithiyanathan D, Chopra U (2021) Design and analysis of ultra-low power 18T adaptive data track flip-flop for high-speed application. Int J Circ Theor Appl 1–15
3. Gupta S, Gupta K, Calhoun BH, Pandey N (2018) Low-power near-threshold 10T SRAM bit cells with enhanced data-independent read port leakage for array augmentation in 32-nm CMOS. IEEE Trans Circ Syst I Reg Papers 66(3):978–988
4. The CK, Fujita T, Hara H, Hamada M (2011) A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS. In: 2011 IEEE international solid-state circuits conference. IEEE, pp 338–340
5. Consoli E, Palumbo G, Pennesi M (2011) Reconsidering high-speed design criteria for transmission-gate-based master-slave flip-flops. IEEE Trans Very Large Scale Integr (VLSI) Syst 20(2):284–295