Author:
Gupta T.K.,Pandey A.K.,Meena O.P.
Abstract
Purpose
This paper aims to propose a new lector-based domino and examine it with inputs and clock signal combination in a 45-nm dual-threshold footerless domino circuit for reduced leakage current.
Design/methodology/approach
In this technique, p-type and n-type leakage control transistors (LCTs) are introduced between pull-up and pull-down networks, and the gate of one is controlled by the source of the other. A high-threshold transistor is used in the input for reducing gate oxide leakage current, which becomes dominant in nanometre technology. Simulations were based on a 45-nm BISM 4 model using an HSPICE simulator for proposed domino circuits.
Findings
The result shows that CHIL (clock high and input low) state is ineffective for lowering leakage current and the conventional CHIH (clock high and input high) state is only effective to suppress the leakage at low temperature for wide fan-in domino circuits. At high temperature, CLIL (clock low and input low) state is preferable to reduce the leakage current for low fan-in domino, but for high fan-in domino, CHIH state is preferred. The proposed circuit technique for AND2, OR2, OR4 and OR8 circuits reduces the active power consumption by 50.94 to 75.68 per cent and by 64.85 to 86.57 per cent at low and high die temperatures, respectively, when compared to the standard dual-threshold voltage domino logic circuits.
Originality/value
The research proposes a new leakage reduction technique used in domino circuits and also evaluates the state for leakage reduction which can be used for low-power dynamic circuits.
Subject
Electrical and Electronic Engineering,Industrial and Manufacturing Engineering
Reference21 articles.
1. Leakage current reduction in CMOS VLSI circuits by input vector control;IEEE Transaction on Very Large Scale Integration (VLSI) System,2004
2. Analysis and optimization of leakage current characteristics in sub-65nm dual Vt footed domino circuits;Microelectronics Journal,2008
3. LECTOR: a technique for leakage reduction in CMOS circuits;IEEE Transaction on Very Large Scale Integration (VLSI) System,2004
4. Leakage-biased domino circuits for dynamic fine-grain leakage reduction;International Symposium on VLSI Circuits Digest,2002
5. ITRS (2003), “International technology roadmap for semiconductors”, available at: http://public.itrs.net/
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献