Author:
Garg Sandeep,Gupta Tarun Kumar,Pandey Amit Kumar,Pandey Digvijay,Rajpoot Prince
Publisher
Springer Science and Business Media LLC
Reference35 articles.
1. Anis M, Areibi S, Elmasry M (2003) Design and optimization of multi-threshold CMOS (MTCMOS) circuit. IEEE Trans Comput Aided Des Integr Circuits Syst 22(10):1324–1342
2. Roy K, Mukhopadhyay S, Mahmoodi H (2003) Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits. Procedings of the IEEE 91(2):305–327
3. Dadashi A, Mirmotahari O, Berg Y (2016) NP Domino, ultra-low-voltage, high-speed, dual-rail, CMOS NOR Gates. Circuits and Systems 7(8):1916–1926
4. Asyaei M, Moradi F (2018) A domino circuit technique for noise-immune high fan-in gates. Journal of Circuits, Systems, and Computers 27(10):1–23
5. Muralidharan J, Manimegalai P (2017) Current comparison domino based CHSK domino logic technique for rapid progression and low power alleviation. International Journal of Electrical and Computer Engineering 7(5):2468–2473