Author:
Gupta Tarun Kumar,Pandey Amit Kumar,Pandey Digvijay
Publisher
Springer Science and Business Media LLC
Subject
Electronic, Optical and Magnetic Materials
Reference30 articles.
1. Liu Z, Kursun V (2020) Leakage power characteristics of dynamic techniques in nanometer CMOS technologies. IEEE Trans Techniques Syst 53(8):692–696
2. Sasaki H, Ono M, Ohguro T, Nakamura S, Satio M, Iwai (1996) 1.5nm direct-tunnelling gate oxide Si MOSFETs. IEEE Trans Electron Techniques 43(8):1233–1242
3. Garg S, Gupta TK, Pandey AK (2020) A 1-bit full adder using CNFET based dual chirality high speed domino logic. Int J Circuit Theory Appl 48:115–133
4. Liu Z, Kursun V (2007) PMOS-only sleep dual–threshold voltage domino logic in sub-65-nm CMOS technology. IEEE Trans Very Large Scale Integr (VLSI) Syst 5(12):1311–1319
5. Liu Z, Kursun V (2006) Leakage biased PMOS sleep switch dynamic techniques. IEEE Trans Tech Syst II 53(10):1093–1097
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献