Author:
Shirol Suhas B.,Ramakrishna S.,Shettar Rajashekar B.
Reference12 articles.
1. Swamynathan S, Banumathi V (2017) Design and analysis of FPGA based 32 bit ALU using reversible gates. In 2017 IEEE international conference on electrical, instrumentation and communication engineering (ICEICE). IEEE, pp 1–4
2. Sudeep M, Vucha M et al. (2014) Design and FPGA implementation of high speed vedic multiplier. Int J Comput Appl 90(16): 2014
3. Gokhale G, Gokhale S (2015) Design of area and delay efficient vedic multiplier using carry select adder. In: 2015 International Conference on Information Processing (ICIP). IEEE, pp 295–300
4. Nautiyal P, Madduri P, Negi S (2015) Implementation of an alu using modified carry select adder for low power and area efficient applications. In: 2015 International conference on computer and computational sciences (ICCCS). IEEE, pp 22–25
5. Elangadi S, Shirol S (2014) Design and characterization of high speed carry select adder. Int J Ethics in Eng Manag Edu 1(6)
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献