1. M.W. Allam, M.H. Anis, M.I. Elmasry, High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies, in Proc. of the IEEE/ACM International Symposium on Low Power Electronics and Design, (2000), pp. 145–160
2. Berkeley predictive technology model (BPTM). Univ. California, Berkeley, 2007. Available online: http://www.device.eecs.berkley.edu/ptm/dowmload.html
3. F. Moradi, A. Peiravi, An improved noise-tolerant domino logic circuit for high fan-in gates, in Proc. IEEE (2005), pp. 116–121
4. N. Hanchate, N. Ranganathan, LECTOR: a technique for leakage reduction in CMOS circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(2), 196–205 (2004)
5. M.C. Johnson, D. Somasekhar, L.Y. Chiou, K. Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10, 1–5 (2002)