Affiliation:
1. Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Republic of Korea
Funder
Ministry of Trade, Industry, and Energy
National Research Foundation of Korea (NRF) grant funded by the Korea government
POSTECH-Samsung Electronics Industry-Academia Cooperative Research Center
BK21 FOUR Program
IC Design Education Center
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference25 articles.
1. A 10 nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects;auth;IEDM Tech Dig,2017
2. Source/Drain Patterning FinFETs as Solution for Physical Area Scaling Toward 5-nm Node
3. Comparison of electrical performance of co-integrated forksheets and nanosheets transistors for the 2 nm technological node and beyond;ritzenthaler;IEDM Tech Dig,2021
4. CFET Design Options, Challenges, and Opportunities for 3D Integration
5. Performance, Power, and Area of Standard Cells in Sub 3 nm Node Using Buried Power Rail
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献