Author:
Weisbuch François,Schatz Jirka,Ruhm Matthias
Reference4 articles.
1. Patterning control strategies for minimum edge placement error in logic devices;Mulken,2017
2. Lithographic imaging-driven pattern edge placement errors at the 10-nm node
3. Advanced CD-SEM solution for edge placement error characterization of BEOL pitch 32nm metal layers;Charley,2018
4. A generalized edge-placement yield model for the cut-hole patterning process
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. The rise of contour metrology from niche solution to versatile enabler;Metrology, Inspection, and Process Control XXXVII;2023-04-27
2. E-Test Validation of Space Error Budget and Metrology;IEEE Transactions on Semiconductor Manufacturing;2022-08
3. Contour based metrology: “make measurable what is not so";Metrology, Inspection, and Process Control for Microlithography XXXIV;2020-03-27
4. Contour based metrology: getting more from a SEM image;Metrology, Inspection, and Process Control for Microlithography XXXIII;2019-03-26
5. Investigating process variability at ppm level using advanced massive eBeam CD metrology and contour analysis;Metrology, Inspection, and Process Control for Microlithography XXXIII;2019-03-26