Author:
Shailaja Undadi,Samson Mamatha
Reference13 articles.
1. S. Roy, B. Stiene, S. K. Millican, and V. D. Agrawal, “Improved random pattern delay fault coverage using inversion test points”, in Proc. IEEE 28thNorth Atlantic Test Workshop (NATW), (May 2019), pp. 1–6.
2. G. S. Sankari and M. Maheswari, ‘‘Energy-efficient weighted test pattern generator-based BIST architecture,’’ in Proc. Int. Conf. I-SMAC (IoT Soc. Mobile, Anal. Cloud), I-SMAC, (2019), pp. 448–453.
3. Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates
4. P. Wohl, J. A. Waicukauski, G. A. Maston, and J. E. Colburn, ‘‘XLBIST: X-tolerant logic BIST,’’ in Proc. IEEE Int. Test Conf. (ITC), (Oct 2018), pp. 1–9.
5. A. S. Abu-Issa ’, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 3, (Mar 2018), pp. 361–365.