1. Mil’shtein S, Devarakonda L, Zanchi B, Palma J. 3D modeling of dual-gate FinFET. Nanoscale Res Lett. 2012;7:625.
2. Magnone P, Subramanian V, Parvais B, Mercha A, Pace C, Dehan M, et al. Gate voltage and geometry dependence of the series resistance and of the carrier mobility in FinFET devices. Microelectron Eng. 2008;85:1728–31.
3. Kuhn KJ, Avci U, Cappellani A, Giles MD, Haverty M, Kim S, et al. The ultimate CMOS device and beyond. In: Proceedings of the IEEE International Electron Devices Meeting: December 10–13, vol. 2012. San Francisco, CA: IEEE; 2012. p. 171–4.
4. Li Y, Hwang CH, Han MH. Simulation of characteristic variation in 16-nm-gate FinFET devices due to intrinsic parameter fluctuations. Nanotechnology. 2010;21:095203.
5. Matsukawa T, O’uchi S, Endo K, Ishikawa Y, Yamauchi H, Liu YX, et al. Comprehensive analysis of variability sources of FinFET characteristics. In: Proceedings of the IEEE Symposium on VLSI Technology: June 16–18, vol. 2009. Honolulu, HI: IEEE; 2009. p. 118–9.