Author:
Wang Shea-Jue,Wang Mu-Chun,Chen Shuang-Yuan,Lan Wen-How,Yang Bor-Wen,Huang L.S.,Liu Chuan-Hsi
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference24 articles.
1. Metal gate and high-k gate dielectrics for sub 50nm high performance MOSFETs;Park;Electron Mater Lett,2007
2. Mistry K et al. A 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. In: IEEE IEDM; December 2007. p. 247–50.
3. High-k gate dielectrics: current status and materials properties considerations;Wilk;J Appl Phys,2001
4. Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology;Yeo;J Appl Phys,2002
5. Leitsmann R et al. Oxygen related defects and the reliability of high-k dielectric films in FETs. In: IEEE ISCDG; September 2013. p. 1–4.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献