1. Ina, H., Kasumi, K., Kawakami, E., and Uda, K. Critical issues study of nano-imprint tool for semiconductor volume production. Proceedings of the SPIE 6517, Emerging Lithographic Technologies XI, Volume 6517.
2. New Way to Up Chip Yield from Semiconductor Wafer. 2022.
3. Unleashing the Future of Innovation. 2022.
4. Moroz, V., Huang, J., and Choi, M. FinFET/nanowire design for 5nm/3nm technology nodes: Channel cladding and introducing a “bottleneck” shape to remove performance bottleneck. Proceedings of the IEEE Electron Devices Technology and Manufacturing Conference.
5. New Transistor Structures at 3nm/2nm. 2022.