Author:
Devoge P.,Aziza H.,Lorenzini P.,Masson P.,Julien F.,Marzaki A.,Malherbe A.,Delalleau J.,Cabout T.,Regnier A.,Niel S.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference17 articles.
1. CMOS scaling into the nanometer regime;Taur;Proc. IEEE,1997
2. Process optimization for HCI improvement in I/O Analog Devices;Diouf,2019
3. Hot-carrier Effects in MOS Devices;Takeda,1995
4. Effect of gate overlap and Source/Drain doping gradient on 10-nm CMOS performance;Liu;IEEE Trans. Electron Dev.,2006
5. Impact of gate-to-source/drain overlap length on 80-nm CMOS circuit performance;Maitra;IEEE Trans. Electron Dev.,2004
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献