1. Wall D. Limits of instruction-level parallelism, Proceedings of the fourth international conference on architectural support for programming languages and operating systems; 1991. p. 176–88.
2. Kutluk H, Abderazek B, Shigeta S, Yoshinaga T, Sowa M. Analysis of fundamental characteristics of parallel queue computation model. IPCJ-CPSY, vol. 104; 2004. p. 37–42.
3. Bruno R, Carla V. Data flow on queue machines. 12th international IEEE symposium on computer architecture; 1985. p. 342–51.
4. Schmit H, Levine B, Ylvisaker B. Queue machines: hardware compilation in hardware. 10th annual IEEE symposium on field-programmable custom computing machines (FCCM’02); 2002. p. 152.
5. Parallel queue processor architecture based on produced order computation model;Sowa;Journal of Supercomputing,2005