1. B. A. Abderazek, M. Arsenji, K. Kiuchi, M. Akanda, S. Shigeta, T. Yoshinaga, and M. Sowa. PQPpfB: Parallel queue processor architecture in verilog-HDL. IPSJ, 66th Conference, 2004.
2. B. A. Abderazek, N. Kirilka, and M. Sowa. FARM-queue mode: On a practical queue execution model. In Proceedings of the Int. Conf. on Circuits and Systems, Computers and Communications, Tokushima, Japan, pp. 939?944,2001.
3. S. Aditya, B. R. Rau, and V. Kathail. Automatic architectural synthesis of VLIW and EPIC processors. In Proc. 12th Int?l Symp. System Synthesis. IEEE CS Press, Los Alamitos, Calif., pp. 107?113, 1999.
4. R. Bruno and V. Carla. Data flow on queue machines. In 12th Int. IEEE Symposium on Computer Architecture, pp. 342?351, 1985.
5. R. P. Colwell, R. P. Nix, J. J. O?Donnel, D. P. Papworth, and P. K. Rodman, A VLIW architecture for a trace scheduling compiler. IEEE Computer Transaction, 37(8):967?979, 1988.