1. High-performance fully depleted silicon nanowire (diameter/spl les/5 nm) gate-all-around CMOS devices;Singh;IEEE Electron. Device Lett.,2006
2. Innovative materials, devices, and CMOS technologies for low-power mobile multimedia;Thomas;IEEE Trans. Electron. Dev.,2008
3. “5nm-gate nanowire FinFET,” digest of technical papers;Fu-Liang,2004
4. Asymmetric drain spacer extension (ADU) FinFETs for low-power and robust SRAMs;Goel;IEEE Trans. Electron. Dev.,2011
5. Reliability and energy efficiency of the tunneling transistor based 6T SRAM cell in sub-10nm domain;Mohammed;IEEE Transactions on Circuits and Systems II (TCAS II),2018