Funder
People's Government of Guangdong Province
Reference34 articles.
1. 10.1 A 116μ W 104.4 dB-DR 100.6 dB-SNDR CT Δ∑ audio ADC using tri-level current-steering DAC with gate-leakage compensated off-transistor-based bias noise filter;Lo,2021
2. A 2.87 μW 1kHz-BW 94.0 dB-SNDR 2-0 MASH ADC using FIA with dynamic-body-biasing assisted CLS technique;Hu,2022
3. A 1-MHz-bandwidth gm-c-based quadrature bandpass sigma-delta modulator achieving- 153.7-dBFS/Hz NSD with background calibration;Zhang;IEEE Trans. Circuits Syst. I. Regul. Pap.,2018
4. A 14-bit 125 MS/s IF/RF sampling pipelined ADC with 100 dB SFDR and 50 fs jitter;Ali Ahmed;IEEE J. Solid-State Circuits,2006
5. A 14-bit 20-MS/s pipelined ADC with digital distortion calibration;Daito;IEEE J. Solid-State Circuits,2006
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献