1. Z. Huang, High-level optimization techniques for low-power multiplier design, Ph.D. Thesis, University of California, 2003.
2. New efficient designs for XOR and XNOR functions on the transistor level;Fang;IEEE J. Solid State Circuits,1994
3. A new low-voltage full adder circuit;Lee,1997
4. A novel high-performance CMOS 1-bit full-adder cell;Shams;IEEE Trans. Circuits Syst. II: Analog Digital Signal Process.,2000
5. A novel 10-transistor low-power high-speed full adder cell;Junming,2001