1. A 90-nm FPGA I/O buffer design with 1.6-Gb/s data rate for source-synchronous system and 300-MHz clock rate for external memory interface;Tyhach;IEEE J. Solid-State Circuits,2005
2. J. Lee, S. Han1, H. Yoo, A 330MHz low-Jitter and fast-locking direct Skew compensation DLL, in: Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, February 2000, pp. 352–353.
3. A 0.16–2.55-GHz CMOS active clock deskewing PLL using analog phase interpolation;Maxim;IEEE J. Solid-State Circuits,2005
4. R. Gu, A. Yee, Y. Xie, W. Lee, A 6.25GHz 1v LC-PLL in 0.13um, CMOS, in: Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, February 2006, pp. 594–676.
5. X. Shi, K. Imfeld, S. Tanner, M. Ansorge, P. Farine, A low-jitter and low-power CMOS PLL for clock multiplication, in: Proceedings of ESSCIRC, September 2006, pp. 174–177