Author:
Reniwal B.S.,Bhatia P.,Vishvakarma S.K.
Reference27 articles.
1. M.Imani, S.Patil, T.S.Rosic, Hierarchical Design of robust and low data dependent FinFET based SRAM array, in: Proceedings of the IEEE/ACM International Symposium on Nanoscale Architecture(NANOARCH), 2015, pp. 63–68.
2. A FinFET SRAM cell design with BTI robustness at high supply voltages and high yield at low supply voltages;Ebrahimi;Int. J. Circuit Theory Appl.,2015
3. A comprehensive comparison of data stability enhancement techniques with novel nanoscale SRAM cells under parameter fluctuations;Zhu;IEEE Trans. Circuits Syst. I. Reg. Pap.,2011
4. Average-8T differential-sensing Subthreshold SRAM with bit Interleaving and 1kbits per Bitline;Khayatzadeh;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2014
5. A 250mV 8kb 40nm ultra-low power 9T supply feedback SRAM (SF-SRAM);Teman;IEEE J. Solid-State Circuits,2011
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献