1. Ultra-low power VLSI circuit design demystified and explained: A tutorial;Alioto;IEEE Trans. Circuits Syst. I. Regul. Pap.,2012
2. Nanometer Variation-Tolerant SRAM: Circuits and Statistical Design for Yield;Rahma,2012
3. An integrated linear regulator with fast output voltage transition for dual-supply SRAMs in DVFS systems;Tseng;IEEE J. Solid-State Circuits,2010
4. Statistical exploration of the dual supply voltage space of a 65 nm PD/SOI CMOS sram cell;Joshi,2006
5. A process-variation-tolerant dual-power-supply sram with 0.179 μm 2 cell in 40 nm cmos using level-programmable wordline driver;Hirabayashi,2009