Author:
Kumar Hemant,Srivastava Subodh,Singh Balwinder
Funder
AICTE
Ministry of Communications and Information
Reference43 articles.
1. Sunil Jadav, Rajeevan Chandel, “High performance 9T adiabatic SRAM and novel stability characterization using pole zero placement”, Analog Integrated Circuits and Signal Processing, vol.98, no.2, 2018, pp.347-355. doi/10.1007/s10470-018-1308-0
2. Low-Voltage;Yeo,2009
3. A single-ended disturb-free 9T subthreshold SRAM with cross-point data-aware write word-line structure, negative bitline, adaptive read operation timing tracing;Ming-Hsien;IEEE J. Solid-State Circuits,2012
4. A 250 mV 8 kb 40 nm ultra-low power 9T supply feedback SRAM (SF-SRAM);Teman;IEEE J. Solid-State Circuits,2011
5. A voltage scalable 0.26V, 64 kb 8TSRAM with lowering techniques and deep sleep mode;Kim;IEEE J. Solid-State Circuits,2009
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献