1. Duari, C., Birla, S., Singh, A.K.: A dual port 8T SRAM cell using FinFET and CMOS logic for leakage reduction and enhanced read and write stability. J. Integrated Circuits Syst. 15(2) (2020)
2. Kumar, H., Srivastava, S., Singh, B.: Low power, high-performance reversible logic enabled CNTFET SRAM cell with improved stability. Mater. Today Proc. 42, 1617–1623 (2021)
3. Newar, T., Roy, T., Chowdhury, J., Das, J. K.: Design and stability analysis of CNTFET based SRAM cell. In: 2016 IEEE Students’ Conference on Electrical, Electronics and Computer Science (SCEECS), pp. 1–5 (2016)
4. Elangovan, M.: A novel darlington-based 8T CNTFET SRAM cell for low power applications. J. Circ. Syst. Comput. 30(12) (2021)
5. Saha, S., Saha, S., Chattopadhyay, S.: A comprehensive study on performance analysis of different SRAM Cells in CNTFET technology, In: 4th International Conference on Computing Methodologies and Communication (ICCMC), pp. 106–112. Erode, India (2020)