1. New Clock-Gating Techniques for Low-Power Flip-flops;Strollo;Proceedings of the 2000 International Symposium onLow PowerElectronics and Design,2000
2. Symbolic Synthesis of Clock Gating Logic for Power Optimization of Synchronous Controllers;Benini;ACM Trans. Des. Autom. Electron,1999
3. Low-Power CMOS Design, IEEE Press;Chandrakasan;California,1998
4. Low Power CMOS Digital Design;Chandrakasan;IEEE Journal of Solid-State Circuits,1992
5. Design of High-Performance MicroprocessorCircuits;Chandrakasan;1sted. Piscataway, NJ: IEEE Press,2001