1. International Technology Roadmap for Semiconductors.
http://www.itrs.net
2. Morifuji E, Kapur P, Chao AKA, Nishi Y (2005) New constraint for Vth optimization for sub 32 nm node CMOS gates scaling. In: IEEE international electron devices meeting, 2005. IEDM Technical Digest, Washington, DC, pp 4, pp -1029
3. McPherson JW (2006) Reliability challenges for 45 nm and beyond. In: Proceedings of the 43rd annual design automation conference. ACM/IEEE, pp 176–181
4. Rabaey J, Chandrakasan A, Nikolic B (2003) Digital integrated circuits: a design perspective. 2/e, Prentice Hall
5. Stanford University CNTFET model.
http://nano.stanford.edu/model