Author:
Kajal ,Sharma Vijay Kumar
Reference48 articles.
1. Alam M (2008) Reliability- and process-variation aware design of integrated circuits. Microelectron Reliab 48(8–9):1114–1122
2. Almeida RB, Marques CM, Butzen PF, Silva FRG, Reis RAL Meinhardt C (2018) Analysis of 6 T SRAM cell in sub-45 nm CMOS and FinFET technologies. Microelectron Reliab 88–90:196–202
3. Arasteh A, Moaiyeri MH, Taheri MR, Navi K, Bagherzadeh N (2018) An energy and area efficient 4:2 compressor based on FinFETs. Integration 60:224–231
4. Arulvani M, Mohamed Ismail M (2018) Low power FinFET content addressable memory design for 5G communication networks. Comput Electr Eng 72:606–613
5. Bagheriye L, Toofan S, Saeidi R, Moradi F (2018) Highly stable, low power FinFET SRAM cells with exploiting dynamic back-gate biasing. Integration. ISSN 0167-9260
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献