1. R. D. Hudson, D. I. Lehn and P. M. Athanas, “A Run-Time Reconfigurable Engine for Image Interpolation”, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 88–95.
2. M. Vasiliko and D. Ait-Boudaoud, “Architectural Synthesis for Dynamically Reconfigurable Logic”, International Workshop on Field-Programmable Logic and Applications, FPL 1996, pp. 290–296.
3. M. B. Gokhale and J. M. Stone, “NAPA C:Compiling for Hybrid RISC/FPGA Architectures”, IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 126–135.
4. I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri, “A Unified Specification Model of Concurrency and Coordination for Synthesis from VHDL”, International Conference on Information Systems, Analysis and Synthesis, ISAS 1998, pp. 771–778.
5. I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul and R. Vemuri, “An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures”, Reconfigurable Architectures Workshop in 12th International Parallel Processing Symposium and 9th Symposium on Parallel and Distributed Processing, IPPS/SPDP 1998, pp. 37–42.