1. P. Lysaght and J. Dunlop, “Dynamic reconfiguration of FPGAs,” in More FPGAs (W. R. Moore and W. Luk, eds.), pp. 82–94, 15 Harcourt Way, Abingdon, OX14 1NV, UK: Abingdon EE&CS Books, 1994.
2. Jain et al., “Empirical evaluation of some high-level synthesis scheduling heuristics,” in 28th Design Automation Conference, pp. 241–254, 1991.
3. G. D. Micheli, Synthesis and Optimisation of Digital Circuits. McGraw-Hill, 1994.
4. M. Vasilko and D. Ait-Boudaoud, “Scheduling for dynamically reconfigurable FPGAs,” in Proceedings of International Workshop on Logic and Architecture Synthesis, pp. 328–336, IFIP TC10 WG10.5, Dec. 18–19 1995.
5. P. Dewilde, E. Deprettere, and R. Nouta, “Parallel and pipelined VLSI implementation of signal processing algorithms,” in VLSI and Modern Signal Processing (S. Kung, H. Whitehouse, and T. Kailath, eds.), pp. 257–264, Prentice Hall, 1985.