1. Alomary A, Nakata T, Honma Y, Sato J, Hikichi N, Imai M (1993) PEAS-I: A hardware/software co-design system for ASIPs. In: Euro-DAC, pp 2–7
2. Arnold M, Corporaal H (2001) Designing domain specific processors. In: Proceedings of the 9th international workshop on hardware/software codesign, pp 61–66
3. Atasu K, Pozzi L, Ienne P (2003) Automatic application-specific instruction-set extension under microarchitectural constraints. In: Design automation conference, pp 256–261
4. Baleani M, Gennari F, Jiang Y, Patel Y, Brayton R, Sangiovanni-Vincentelli A (2002) HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform. In: 10th international symposium on hardware/software codesign, pp 151–156
5. Barat F, Jayapala M, Vander AaT, Lauwereins R, Deconinck G, Corporaal H (2003) Low-power coarse-grained reconfigurable instruction set processor. In: Field-programmable logic and applications, pp 230–239