A framework for post-silicon realization of arbitrary instruction extensions on reconfigurable data-paths-Reference-Cited by-同舟云学术

A framework for post-silicon realization of arbitrary instruction extensions on reconfigurable data-paths

Author:

Das Saptarsi,Madhu Kavitha,Krishna Madhav,Sivanandan Nalesh,Merchant Farhad,Natarajan Santhi,Biswas Ipsita,Pulli Adithya,Nandy S.K.,Narayan Ranjani

Publisher

Elsevier BV

Subject

Hardware and Architecture,Software

Reference26 articles.

1. A design flow for configurable embedded processors based on optimized instruction set extension synthesis;Leupers,2006

2. Hardware/software instruction set configurability for system-on-chip processors;Wang,2001

3. Algorithms for the automatic extension of an instruction-set;Galuzzi,2009

4. Streaming FFT on REDEFINE-v2: an application architecture design space exploration;Fell,2009

5. Instruction generation and regularity extraction for reconfigurable processors;Brisk,2002

Cited by 11 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Applying Modified Householder Transform to Kalman Filter;2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID);2019-01

3. A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design;2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID);2019-01