1. Trimaran: An infrastructure for instruction level parallelism (1999),
http://www.trimaran.org
2. Barat, F., Jayapala, M., Beeck, P.O.d., Deconinck, G.: Software pipelining for coarse-grained reconfigurable instruction set processors. In: Proc. ASP-DAC, January 2002, pp. 338–344 (2002)
3. Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a framework for architectural-level power analysis and optimizations. In: Proc. 27th Int’l Symp. Computer Architecture (ISCA 2000), June 2000, pp. 83–94 (2000)
4. Goldstein, S.C., Schmit, H., Moe, M., Budiu, M., Cadambi, S., Taylor, R.R., Laufer, R.: PipeRench: a coprocessor for streaming multimedia acceleration. In: Proc. 26th Int’l Symp. Computer Architecture (ISCA 1999), May 1999, pp. 28–39 (1999)
5. Liao, W., He, L.: Power Modeling and Reduction of VLIW Processors. In: Compilers and Operating Systems for Low Power, Kluwer Academic Publishers, Dordrecht (2002)