1. M. Ahn, J. Yoon, Y. Paek, Y. Kim, M. Kiemb, and K. Choi. A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures. InProceedings of Design Automation and Test in Europe Conference, pages262-268, 2006.
2. T. Arai, I. Kuroda, K. Nadehara, and K. Suzuki. Automated target recognition on SPLASH 2. InProceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, pages192-200, 1997.
3. T. Arai, I. Kuroda, K. Nadehara, and K. Suzuki. V830r /av: Embedded multimedia superscalar RISC processor. InProceedings of IEEE Micro, pages36-47, 1998.
4. C. Arbelo, A. Kanstein, S. Lopez, J.F. Lopez, M. Berekovic, R. Sarmiento, and J.Y. Mignolet. Mapping control-intensive video kernels onto a coarse-grain re-configurable architecture: the h.264/avc deblocking filter. InProceedings of Design Automation and Test in Europe Conference, pages642-649, 2007.
5. N. Bansal, S. Gupta, N. Dutt, and A. Nicolau. Analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations. InProceedings of Workshop on Application Specific Processors, 2003.