Author:
Gavaskar K.,Ragupathy U. S.,Malini V.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Computer Science Applications
Reference24 articles.
1. Singh, S., & Akashe, S. (2017). Low power consuming 1 KB (32 3 32) memory array using compact 7T SRAM cell. Wireless Personal Communications,
96, 1099–1109.
2. Nayak, D., & Mahapatra, K. (2017). Current starving the SRAM cell: A strategy to improve cell stability and power. Circuits Syst Signal Process,
36, 3047–3070.
3. Upadhyay, P., & Kar, R. (2015). A design of low swing and multithreshold voltage based low power 12T SRAM cell. Integration the VLSI Journal,
45, 108–121.
4. Akashe, S., & Sharma, S. (2013). Leakage current reduction technique for 7T SRAM cell in 45 nm technology. Wireless Personal Communications,
71, 123–136.
5. Islam, A., & Hasan, M. (2012). Leakage characterization of 10T SRAM cell. IEEE Transactions on Electron Device,
59, 631–638.
Cited by
22 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Silicon cross-coupled gated tunneling diodes;Chip;2024-06
2. Power Efficient Hybrid Low-Power Technique for an SRAM cell;2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA);2024-05-17
3. SRAM Cell Leakage Reduction Methodologies for Low Leakage Cache Memories;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06
4. A low power single bit-line configuration dependent 7T SRAM bit cell with process-variation-tolerant enhanced read performance;Analog Integrated Circuits and Signal Processing;2023-02-03
5. Leakage Power Reduction in CMOS Inverter at 16 nm Technology;Intelligent Control, Robotics, and Industrial Automation;2023