Author:
Berube Paul,Zinyk Ashley,Amaral José Nelson,MacGregor Mike
Publisher
Springer Berlin Heidelberg
Reference17 articles.
1. Brelet, J.-L., New, B.: Designing Flexible, Fast CAMs with Virtex Family FPGAs, Xilinx, version 1.1 edn. (September 1999), http://www.xilinx.com/xapp/xapp203.pdf
2. Chivin, L., Duckworth, R.: Content-addressable and associative memory: Alternatives to the ubiquitous ram. IEEE Computer Magazine 22(7), 51–64 (1989)
3. Chvets, I.: Multi-zone caching for ip address lookup. Master’s thesis, University of Alberta, Edmonton, AB, Computing Science (2002)
4. Chiueh, T.C., Pradhan, P.: High performance IP routing table lookup using CPU caching. IEEE INFOCOMM (3), 1421–1428 (1999)
5. Ditmar, J.M.: A dynamically reconfigurable fpga-based content addressable memory for ip characterization. Master’s thesis, Royal Institute of Technology, Stockholm (2000)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A cache-based internet protocol address lookup architecture;Computer Networks;2008-02
2. A Multizone Pipelined Cache for IP Routing;NETWORKING 2005. Networking Technologies, Services, and Protocols; Performance of Computer and Communication Networks; Mobile and Wireless Communications Systems;2005
3. FPGA implementation and experimental evaluation of a multizone network cache;Microprocessors and Microsystems;2004-08