A Dynamically Reconfigurable FPGA-Based Content Addressable Memory for Internet Protocol Characterization-Reference-Cited by-同舟云学术

A Dynamically Reconfigurable FPGA-Based Content Addressable Memory for Internet Protocol Characterization

Published:2000 Issue: Volume: Page:19-28
ISSN:0302-9743
Container-title:Lecture Notes in Computer Science
language:
Short-container-title:

Author:

Ditmar Johan,Torkelsson Kjell,Jantsch Axel

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/3-540-44614-1_3

Reference10 articles.

1. A. McEwan, J. Saul, A. Bayley, “A High Speed Reconfigurable Firewall Based On Parameterizable FPGA-based Content Addressable Memories”, Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA), 1999.

2. M. Defossez, “Content Addressable Memory (CAM) in ATM applications”, Xilinx Application Note 202, 1999.

3. J. Brelet, B. New, “Designing Flexible, Fast CAMs with Virtex Slices”, Xilinx Application Note 203, 1999.

4. J. Brelet, “Using Block SelectRAM+ for High-Performance Read/Write CAMs”, Xilinx Application Note 204, 1999.

5. S. Deering, R. Hinden, Internet Protocol, Ver. 6 Specification, RFC 2460, 1998.

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Virus Scanning Engine Using an MPU and an IGU Based on Row-Shift Decomposition;IEICE Transactions on Information and Systems;2013

2. FPGA implementation and experimental evaluation of a multizone network cache;Microprocessors and Microsystems;2004-08

3. Irregular Reconfigurable CAM Structures for Firewall Applications;Field Programmable Logic and Application;2003

4. The Bank Nth Chance Replacement Policy for FPGA-Based CAMs;Field Programmable Logic and Application;2003

5. Dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers;Computer Networks;2002-02