A Virus Scanning Engine Using an MPU and an IGU Based on Row-Shift Decomposition-Reference-Cited by-同舟云学术

A Virus Scanning Engine Using an MPU and an IGU Based on Row-Shift Decomposition

Published:2013 Issue:8 Volume:E96.D Page:1667-1675
ISSN:0916-8532
Container-title:IEICE Transactions on Information and Systems
language:en
Short-container-title:IEICE Trans. Inf. & Syst.

Author:

NAKAHARA Hiroki¹,SASAO Tsutomu²,MATSUURA Munehiro²

Affiliation:

1. Faculty of Engineering, Kagoshima University

2. Department of Computer Science and Electronics, Kyushu Institute of Technology

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Artificial Intelligence,Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Hardware and Architecture,Software

Link

https://www.jstage.jst.go.jp/article/transinf/E96.D/8/E96.D_1667/_pdf

Reference25 articles.

1. [1] H.C. Roan, W.J. Hawang, and C.T. Dan Lo, “Shift-or circuit for efficient network intrusion detection pattern matching,” FPL2006, pp.785-790, 2006.

2. [2] J. Ditmar, K. Torkelsson, and A. Jantsch, “A dynamically reconfigurable FPGA-based content addressable memory for internet protocol,” FPL2000, pp.19-28, 2000.

3. [3] P.B. James-Roxby and D.J. Downs, “An efficient content-addressable memory implementation using dynamic routing,” FCCM2001, pp.81-90, 2001.

4. [4] Kaspersky, http://www.kaspersky.com/

5. [5] W. Jiang, Q. Wang, and V.K. Prasanna, “Beyond TCAMs: An SRAM-based parallel multi-pipeline architecture for terabit IP lookup,” INFOCOM2008, pp.1786-1794, 2008.

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. References on Classification Functions;Classification Functions for Machine Learning and Data Mining;2023-07-15

2. Approximate memory-based logic synthesis of index generation functions using linear decomposition;2022 IEEE 52nd International Symposium on Multiple-Valued Logic (ISMVL);2022-05

3. Index Generation Functions;Synthesis Lectures on Digital Circuits and Systems;2019-10-24

4. Hardware Algorithms;Principles and Structures of FPGAs;2018

5. Index Generation Functions: Minimization Methods;2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL);2017-05