1. The bank Nth chance replacement policy for FPGA-based CAMs;Berube;in: Field Programmable Logic and Applications,2003
2. An FPGA prototype for the experimental evaluation of a multizone network cache;Berube,2004
3. J.-L. Brelet, B. New, Designing Flexible, Fast CAMs with Virtex Family FPGAs, Xilinx, http://www.xilinx.com/xapp/xapp203.pdf, version 1, first ed., 1999.
4. High performance IP routing table lookup using CPU caching;Chiueh;IEEE INFOCOMM,1999
5. Content-addressable and associative memory: alternatives to the ubiquitous RAM;Chivin;IEEE Computer Magazine,1989