Author:
Kasnavi Soraya,Berube Paul,Gaudet Vincent C.,Amaral José Nelson
Publisher
Springer Berlin Heidelberg
Reference16 articles.
1. Akhbarizadeh, M.J., Nourani, M.: Efficient prefix cache for network processors. In: 12th Annual IEEE Symposium on High Performance Interconnects, August 2004, pp. 41–46 (2004)
2. Berube, P., Zinyk, A., Amaral, J.N., MacGregor, M.: The bank nth chance replacement policy for FPGA-based CAMs. In: 13th International Conference on Field Programmable Logic and Applications (FPL), Lisbon, Portugal (September 2003)
3. Chen, T., Baer, J.: Reducing memory latency via non-blocking and prefetching caches. In: 5th Int. Conf. Architectural Support for Programming Languages and Operating Systems, October 1992, pp. 51–61 (1992)
4. Chiueh, T.-C., Pradhan, P.: Cache memory design for network processors. In: Sixth International Symposium on High-Performance Computer Architecture, Toulouse, France, January 2000, pp. 409–419 (2000)
5. Chvets, I.L., MacGregor, M.: Multi-zone caches for accelerating IP routing table lookups. In: Merging Optical and IP Technologies Workshop on High Performance Switching and Routing, May 2002, pp. 121–126 (2002)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献