Author:
Chang Da-Ming,Li Jin-Fu,Huang Yu-Jen
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference20 articles.
1. Bhavsar DK (1999) An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264. In: Proc. Int’l Test Conf. (ITC). Atlantic City, pp 311–318, Sept
2. Huang C-T, Wu C-F, Li J-F, Wu C-W (2003) Built-in redundancy analysis for memory yield improvement. IEEE Trans Reliab 52(4):386–399, Dec
3. Huang R-F, Li J-F, Yeh J-C, Wu C-W (2002) A simulator for evaluating redundancy analysis algorithms of repairable embedded memories. In: Proc. IEEE Int’l Workshop on Memory Technology, Design and Testing (MTDT). Isle of Bendor, France, pp 68–73, July
4. Huang W-K, Shen Y-N, Lombardi F (1990) New approaches for the repair of memories with redundancy by row/column deletion for yield enhancement. IEEE Trans Comput-Aided Des Integr Circuits Syst 9(3):323–328, Mar
5. Kawagoe T, Ohtani J, Niiro M, Ooishi T, Hamada M, Hidaka H (2000) A built-in self-repair analyzer (CRESTA) for embedded DRAMs. In: Proc. Int’l Test Conf. (ITC), pp 567–574
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献